Intel Galileo Gen 2 Board Spezifikationen

Stöbern Sie online oder laden Sie Spezifikationen nach Entwicklungsboards Intel Galileo Gen 2 Board herunter. Intel Galileo Board Benutzerhandbuch

  • Herunterladen
  • Zu meinen Handbüchern hinzufügen
  • Drucken
  • Seite
    / 311
  • Inhaltsverzeichnis
  • LESEZEICHEN
  • Bewertet. / 5. Basierend auf Kundenbewertungen

Inhaltsverzeichnis

Seite 1 - Quark SoC X1000 Core

Order Number: 329679-001USIntel® Quark SoC X1000 CoreDeveloper’s ManualOctober 2013

Seite 2 - 2 Order Number: 329679-001US

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201310 Order Number: 329679-001US10.3.11.2Shutdown Indication Cycle ..

Seite 3 - Revision History

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013100 Order Number: 329679-001US6.4.4 #GP Faults

Seite 4 - Contents

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 101Protected Mode Architecture—Intel® Quark CoreIf CR4.SMEP = 1,

Seite 5

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013102 Order Number: 329679-001US— The I/D bit of

Seite 6

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 103Protected Mode Architecture—Intel® Quark CoreThe R/W and U/S b

Seite 7

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013104 Order Number: 329679-001USReading a new ent

Seite 8

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 105Protected Mode Architecture—Intel® Quark CoreFigure 46 illustr

Seite 9

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013106 Order Number: 329679-001US• I/D flag (bit 4

Seite 10

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 107Protected Mode Architecture—Intel® Quark CoreNote: Even though

Seite 11

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013108 Order Number: 329679-001US6.5.2 Virtual 808

Seite 12

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 109Protected Mode Architecture—Intel® Quark CoreThe paging hardwa

Seite 13

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 11Contents—Intel® Quark Core12.2.5.3 RDTSC ...

Seite 14

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013110 Order Number: 329679-001USNote that the I/O

Seite 15

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 111Protected Mode Architecture—Intel® Quark CoreAn Intel® Quark S

Seite 16

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013112 Order Number: 329679-001USThe VM bit can be

Seite 17 - 1.0 About this Manual

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 113Protected Mode Architecture—Intel® Quark Core3. Push the legac

Seite 18 - 1.2 Notation Conventions

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013114 Order Number: 329679-001US7.0 On-Chip CacheThe Intel® Qua

Seite 19 - 1.3 Special Terminology

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 115On-Chip Cache—Intel® Quark CoreThe Write-Back Enhanced Intel®

Seite 20 - 1.4 Related Documents

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013116 Order Number: 329679-001US7.2 Cache ControlControl of the

Seite 21 - 2.0 Intel

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 117On-Chip Cache—Intel® Quark CoreCD=1, NW=1The 1,1 state is best

Seite 22 - 3.0 Architectural Overview

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013118 Order Number: 329679-001US7.4 Cache Line InvalidationsThe

Seite 23 - 3.3.1 Address Spaces

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 119On-Chip Cache—Intel® Quark CoreThe pseudo LRU mechanism works

Seite 24 - 3.3.2 Segment Register Usage

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201312 Order Number: 329679-001US9 Base Architecture Registers ...

Seite 25 - 3.5 Addressing Modes

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013120 Order Number: 329679-001USThe state of the PCD bit in the

Seite 26 - Example: ADD EAX, TABLE[ESI]

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 121On-Chip Cache—Intel® Quark CoreFigure 52. Page Cacheability7.6

Seite 27 - A5159-01

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013122 Order Number: 329679-001US7.7 Cache FlushingThe on-chip c

Seite 28 - 3.6 Data Types

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 123On-Chip Cache—Intel® Quark CoreSnoop cycles with invalidation

Seite 29 - 3.6.1.2 Signed Data Types

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013124 Order Number: 329679-001USWith the modified MESI protocol

Seite 30 - 3.6.1.5 String Data Types

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 125On-Chip Cache—Intel® Quark CoreNote that even though memory wr

Seite 31 - 3.6.1.6 ASCII Data Types

Intel® Quark Core—On-Chip CacheIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013126 Order Number: 329679-001USA software mechanism to determi

Seite 32 - 3.6.1.7 Pointer Data Types

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 127System Management Mode (SMM) Architectures—Intel® Quark Core8.

Seite 33 - 3.7 Interrupts

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013128 Order Number: 329679-001USSM

Seite 34 - 3.7.3 Maskable Interrupt

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 129System Management Mode (SMM) Architectures—Intel® Quark CoreTh

Seite 35 - 3.7.4 Non-Maskable Interrupt

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 13Contents—Intel® Quark Core61 I/O Instruction Restart...

Seite 36 - 3.7.5 Software Interrupts

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013130 Order Number: 329679-001USTh

Seite 37 - 3.7.7 Instruction Restart

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 131System Management Mode (SMM) Architectures—Intel® Quark CoreTh

Seite 38 - 3.7.8 Double Fault

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013132 Order Number: 329679-001USFi

Seite 39 - 4.2 Floating-Point Registers

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 133System Management Mode (SMM) Architectures—Intel® Quark Core8.

Seite 40

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013134 Order Number: 329679-001USAu

Seite 41 - 4.3.3 Flags Register

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 135System Management Mode (SMM) Architectures—Intel® Quark CoreFi

Seite 42

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013136 Order Number: 329679-001USWh

Seite 43

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 137System Management Mode (SMM) Architectures—Intel® Quark CoreTh

Seite 44 - 4.3.4 Segment Registers

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013138 Order Number: 329679-001US8.

Seite 45 - 4.4 System-Level Registers

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 139System Management Mode (SMM) Architectures—Intel® Quark Corein

Seite 46 - 4.4.1 Control Registers

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201314 Order Number: 329679-001US113 Snoop Cycle Invalidating a Modifi

Seite 47

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013140 Order Number: 329679-001USIf

Seite 48

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 141System Management Mode (SMM) Architectures—Intel® Quark CoreTo

Seite 49

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013142 Order Number: 329679-001USIf

Seite 50

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 143System Management Mode (SMM) Architectures—Intel® Quark CoreFi

Seite 51

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013144 Order Number: 329679-001USFi

Seite 52

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 145System Management Mode (SMM) Architectures—Intel® Quark CoreIf

Seite 53 - A5150-01

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013146 Order Number: 329679-001US8.

Seite 54 - 4.5.2 Floating-Point Tag Word

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 147System Management Mode (SMM) Architectures—Intel® Quark Corele

Seite 55 - A5152-01

Intel® Quark Core—System Management Mode (SMM) ArchitecturesIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013148 Order Number: 329679-001US•

Seite 56

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 149Hardware Interface—Intel® Quark Core9.0 Hardware Interface9.1

Seite 57

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 15Contents—Intel® Quark Core28 Descriptor Types Used for Control

Seite 58

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013150 Order Number: 329679-001US9.2 Signal Descriptions9.2

Seite 59 - IP Offset

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 151Hardware Interface—Intel® Quark Coreaddress space (00000000H t

Seite 60 - 16-Bit Protected Mode Format

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013152 Order Number: 329679-001USindicated by the byte enab

Seite 61 - 4.5.5 FPU Control Word

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 153Hardware Interface—Intel® Quark Core9.2.5.3 Pseudo-Lock Output

Seite 62 - 4.7 Register Accessibility

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013154 Order Number: 329679-001USRDY# is active low, and is

Seite 63 - 4.7.1 FPU Register Usage

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 155Hardware Interface—Intel® Quark Core9.2.8.2 Soft Reset Input (

Seite 64 - 4.9 Intel

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013156 Order Number: 329679-001US9.2.8.6 Non-maskable Inter

Seite 65 - 5.0 Real Mode Architecture

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 157Hardware Interface—Intel® Quark Coreperforming a code fetch, a

Seite 66 - 5.3 Reserved Locations

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013158 Order Number: 329679-001US9.2.10.1 Address Hold Requ

Seite 67 - 5.5 Shutdown and Halt

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 159Hardware Interface—Intel® Quark CoreFLUSH# also determines whe

Seite 68 - 6.1 Addressing Mechanism

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201316 Order Number: 329679-001US78 Encoding of reg Field when the (w)

Seite 69 - 6.2 Segmentation

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013160 Order Number: 329679-001US1. The stack fault, invali

Seite 70 - 6.2.3 Descriptor Tables

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 161Hardware Interface—Intel® Quark CoreBS16# and BS8# are active

Seite 71

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013162 Order Number: 329679-001US9.2.17.2 Cache Flush (FLUS

Seite 72 - 6.2.4.2 Intel

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 163Hardware Interface—Intel® Quark Core9.2.17.4 Soft Reset (SRESE

Seite 73

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013164 Order Number: 329679-001US9.2.17.6 Write-Back/Write-

Seite 74 - 1Writeable (W)

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 165Hardware Interface—Intel® Quark CoreIn addition to using TCK a

Seite 75

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013166 Order Number: 329679-001US9.3.1 Interrupt LogicThe I

Seite 76 - Offset 31...16 P

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 167Hardware Interface—Intel® Quark CoreThe SMI# input must be hel

Seite 77 - 6.2.4.7 Selector Fields

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013168 Order Number: 329679-001USWrites are driven onto the

Seite 78

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 169Hardware Interface—Intel® Quark Core9.4.1 Write Buffers and I/

Seite 79

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 17About this Manual—Intel® Quark Core1.0 About this ManualThis ma

Seite 80

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013170 Order Number: 329679-001US9.5.1 Floating-Point Regis

Seite 81 - 6.3 Protection

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 171Hardware Interface—Intel® Quark Core9.5.2 Pin State During Res

Seite 82 - 6.3.3.1 Task Privilege

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013172 Order Number: 329679-001USFigure 72. Pin States Duri

Seite 83

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 173Hardware Interface—Intel® Quark Core9.5.2.1 Controlling the CL

Seite 84 - Figure 36. Intel

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013174 Order Number: 329679-001US7:0 depend on whether or n

Seite 85 - 6.3.3.5 Descriptor Access

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 175Hardware Interface—Intel® Quark CoreM/IO# = 0, D/C# = 0, W/R#

Seite 86

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013176 Order Number: 329679-001US9.6.3 Write-Back Enhanced

Seite 87 - 6.3.5 Call Gates

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 177Hardware Interface—Intel® Quark CoreThe Write-Back Enhanced In

Seite 88 - 6.3.6 Task Switching

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013178 Order Number: 329679-001USare not recognized until o

Seite 89

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 179Hardware Interface—Intel® Quark Core9.6.4.3 Stop Clock StateSt

Seite 90

Intel® Quark Core—About this ManualIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201318 Order Number: 329679-001US1.2 Notation ConventionsThe

Seite 91 - 6.4.2.1 Page Mechanism

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013180 Order Number: 329679-001USA FLUSH# event during the

Seite 92 - 6.4.2.4 Page Tables

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 181Hardware Interface—Intel® Quark CoreFigure 76. Write-Back Enha

Seite 93 - 6.4.3.1 PDPTE Registers

Intel® Quark Core—Hardware InterfaceIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013182 Order Number: 329679-001US• The processor latches an

Seite 94

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 183Hardware Interface—Intel® Quark Corein this state, the FLUSH#

Seite 95

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013184 Order Number: 329679-001US10.0 Bus OperationWhen the inte

Seite 96

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 185Bus Operation—Intel® Quark CoreFigure 77. Physical Memory and

Seite 97

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013186 Order Number: 329679-001USFigure 78. Physical Memory and

Seite 98

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 187Bus Operation—Intel® Quark CoreThe external system must contai

Seite 99

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013188 Order Number: 329679-001USIn 32-bit physical memories, su

Seite 100 - 6.4.5 Access Rights

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 189Bus Operation—Intel® Quark CoreTable 64. Generating A1, BHE# a

Seite 101

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 19About this Manual—Intel® Quark CoreRegister Bits When the text

Seite 102

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013190 Order Number: 329679-001USCombinations of BE[3:0]# that n

Seite 103

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 191Bus Operation—Intel® Quark CoreFigure 82. Data Bus Interface t

Seite 104 - 6.4.9 Page-Fault Exceptions

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013192 Order Number: 329679-001US10.1.5 Operand AlignmentPhysica

Seite 105

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 193Bus Operation—Intel® Quark CoreIn the unaligned transfer descr

Seite 106 - 6.4.10 Paging Operation

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013194 Order Number: 329679-001USFigure 84. Single Intel® Quark

Seite 107 - 6.5 Virtual 8086 Environment

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 195Bus Operation—Intel® Quark CoreFigure 85. Single Intel® Quark

Seite 108

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013196 Order Number: 329679-001USThe Intel® Quark SoC X1000 Core

Seite 109

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 197Bus Operation—Intel® Quark CoreFigure 86. Basic 2-2 Bus CycleT

Seite 110 - 6.5.5 Interrupt Handling

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013198 Order Number: 329679-001USFigure 87. Basic 3-3 Bus CycleT

Seite 111

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 199Bus Operation—Intel® Quark CoreBurst cycles begin with the Int

Seite 112

Intel® Quark SoC X1000 CoreDeveloper’s Manual October 20132 Order Number: 329679-001USLegal Lines and DisclaimersINFORMATION IN THIS DOCUMENT IS PROVI

Seite 113

Intel® Quark Core—About this ManualIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201320 Order Number: 329679-001US1.4 Related DocumentsThe fol

Seite 114 - 7.0 On-Chip Cache

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013200 Order Number: 329679-001US10.3.2.3 Non-Cacheable, Non-Bur

Seite 115 - Quark SoC X1000 Core Cache

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 201Bus Operation—Intel® Quark CoreFigure 89. Non-Cacheable Burst

Seite 116 - 7.2 Cache Control

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013202 Order Number: 329679-001USconditions 1–3 in the above lis

Seite 117 - 7.3 Cache Line Fills

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 203Bus Operation—Intel® Quark CoreFigure 90. Non-Burst, Cacheable

Seite 118 - 7.5 Cache Replacement

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013204 Order Number: 329679-001USFigure 91. Burst Cacheable Cycl

Seite 119 - 7.6 Page Cacheability

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 205Bus Operation—Intel® Quark CoreFigure 92. Effect of Changing K

Seite 120

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013206 Order Number: 329679-001USFigure 93. Slow Burst Cycle10.3

Seite 121 - Processor Page Cacheability

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 207Bus Operation—Intel® Quark CoreFigure 94. Burst Cycle Showing

Seite 122 - 7.7 Cache Flushing

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013208 Order Number: 329679-001USFigure 95. Interrupted Burst Cy

Seite 123 - Back Cache Architecture

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 209Bus Operation—Intel® Quark CoreFigure 96. Interrupted Burst Cy

Seite 124

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 21Intel® Quark SoC X1000 Core Overview—Intel® Quark Core2.0 Intel

Seite 125 - Enhanced Intel

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013210 Order Number: 329679-001USFigure 97. 8-Bit Bus Size Cycle

Seite 126

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 211Bus Operation—Intel® Quark CoreFigure 98. Burst Write as a Res

Seite 127 - 8.2 Terminology

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013212 Order Number: 329679-001USFigure 99. Locked Bus Cycle10.3

Seite 128 - A5237-01

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 213Bus Operation—Intel® Quark CorePLOCK# can change several times

Seite 129 - 8.3.2 SMI# Active (SMIACT#)

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013214 Order Number: 329679-001USFigure 101. Fast Internal Cache

Seite 130 - A5232-01

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 215Bus Operation—Intel® Quark Core10.3.8.1 Rate of Invalidate Cyc

Seite 131 - 8.3.3.1 SMRAM State Save Map

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013216 Order Number: 329679-001USFigure 103. System with Second-

Seite 132 - Register Writeable?

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 217Bus Operation—Intel® Quark CoreFigure 104. Cache Invalidation

Seite 133 - 8.3.4 Exit From SMM

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013218 Order Number: 329679-001USFigure 105. HOLD/HLDA CyclesNot

Seite 134

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 219Bus Operation—Intel® Quark CoreFigure 106. HOLD Request Acknow

Seite 135 - 8.4.2 Processor Environment

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201322 Order Number: 329679-001US3.0 Architectural Overv

Seite 136

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013220 Order Number: 329679-001USFigure 107. Interrupt Acknowled

Seite 137

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 221Bus Operation—Intel® Quark Core10.3.11.2 Shutdown Indication C

Seite 138 - 8.5 SMM Features

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013222 Order Number: 329679-001US10.3.12 Bus Cycle RestartIn a m

Seite 139 - 8.5.3 I/O Instruction Restart

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 223Bus Operation—Intel® Quark CoreFigure 110. Restarted Write Cyc

Seite 140 - 8.5.4 SMM Base Relocation

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013224 Order Number: 329679-001US10.3.13 Bus StatesA bus state d

Seite 141 - 8.6.1 SMRAM Interface

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 225Bus Operation—Intel® Quark Core10.3.14 Floating-Point Error Ha

Seite 142 - 8.6.2 Cache Flushes

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013226 Order Number: 329679-001USIn systems with user-defined er

Seite 143 - A5238-01

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 227Bus Operation—Intel® Quark Core2. Four signals: INV, WB/WT#, H

Seite 144 - Quark SoC X1000 Core System

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013228 Order Number: 329679-001UScacheable by either CACHE# or K

Seite 145 - A5240-01

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 229Bus Operation—Intel® Quark CoreX1000 Core invalidates the line

Seite 146 - 8.6.2.2 Snoop During SMM

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 23Architectural Overview—Intel® Quark CoreIn addition to these ba

Seite 147 - 8.7.1 SMM Code Considerations

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013230 Order Number: 329679-001US10.4.3.2 Snoop under AHOLDSnoop

Seite 148 - 8.7.3 Halt During SMM

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 231Bus Operation—Intel® Quark CoreFigure 113. Snoop Cycle Invalid

Seite 149 - 9.0 Hardware Interface

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013232 Order Number: 329679-001USIn Figure 114, the snoop to an

Seite 150 - 9.2 Signal Descriptions

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 233Bus Operation—Intel® Quark Core10.4.3.2.2 AHOLD Snoop Overlayi

Seite 151 - 9.2.4 Parity

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013234 Order Number: 329679-001US3. If the snoop occurs when INV

Seite 152 - 9.2.5 Bus Cycle Definition

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 235Bus Operation—Intel® Quark CoreIf there is a snoop hit to a di

Seite 153 - 9.2.6 Bus Control

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013236 Order Number: 329679-001USFigure 117. Snoop under BOFF# d

Seite 154 - 9.2.8.1 Reset Input (RESET)

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 237Bus Operation—Intel® Quark Core10.4.3.4.2 Snoop under BOFF# du

Seite 155

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013238 Order Number: 329679-001US10.4.3.5.1 Snoop under HOLD dur

Seite 156 - 9.2.9 Bus Arbitration Signals

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 239Bus Operation—Intel® Quark CoreFigure 120. Snoop using HOLD du

Seite 157 - 9.2.9.4 Backoff Input (BOFF#)

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201324 Order Number: 329679-001USFigure 2. Address Trans

Seite 158 - 9.2.11 Cache Control

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013240 Order Number: 329679-001USto the system that the processo

Seite 159 - 9.2.13 RESERVED#

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 241Bus Operation—Intel® Quark Core10.4.4.1 Snoop/Lock CollisionIf

Seite 160

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013242 Order Number: 329679-001USIf the processor is in Standard

Seite 161 - Other Enhanced Bus Features

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 243Bus Operation—Intel® Quark CoreFigure 124. Snoop under AHOLD O

Seite 162 - 9.2.17.2 Cache Flush (FLUSH#)

Intel® Quark Core—Bus OperationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013244 Order Number: 329679-001USFigure 125. Snoop under HOLD Ov

Seite 163 - 9.2.17.4 Soft Reset (SRESET)

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 245Bus Operation—Intel® Quark CoreFigure 126. Snoop under BOFF# O

Seite 164 - 9.2.18.1 Test Clock (TCK)

Intel® Quark Core—Debugging SupportIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013246 Order Number: 329679-001US11.0 Debugging SupportThe I

Seite 165

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 247Debugging Support—Intel® Quark Core11.3.1 Linear Address Break

Seite 166 - 9.3.3 SMI# Logic

Intel® Quark Core—Debugging SupportIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013248 Order Number: 329679-001USRWi (memory access qualifie

Seite 167 - 9.4 Write Buffers

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 249Debugging Support—Intel® Quark CoreNote that instruction execu

Seite 168

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 25Architectural Overview—Intel® Quark Core3.4 I/O SpaceThe Intel®

Seite 169 - 9.5 Reset and Initialization

Intel® Quark Core—Debugging SupportIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013250 Order Number: 329679-001USGi and Li (breakpoint enabl

Seite 170 - (Sheet 1 of 2)

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 251Debugging Support—Intel® Quark CoreBD (debug fault due to atte

Seite 171 - (Sheet 2 of 2)

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013252 Order Number: 329679-001US12.0 Instruction Set

Seite 172

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 253Instruction Set Summary—Intel® Quark Core12.1.1 Floating-Point

Seite 173

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013254 Order Number: 329679-001US12.2.2 32-Bit Extensi

Seite 174 - 9.6 Clock Control

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 255Instruction Set Summary—Intel® Quark Core12.2.3 Encoding of In

Seite 175

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013256 Order Number: 329679-001US12.2.3.3 Encoding of

Seite 176 - During Stop Grant State

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 257Instruction Set Summary—Intel® Quark Core12.2.3.4 Encoding of

Seite 177 - 9.6.4.2 Stop Grant State

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013258 Order Number: 329679-001USTable 81. Encoding of

Seite 178 - 3. Stop Clock State

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 259Instruction Set Summary—Intel® Quark CoreTable 82. Encoding of

Seite 179 - 9.6.4.3 Stop Clock State

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201326 Order Number: 329679-001US3.5.2 Register and Imme

Seite 180 - 9.6.5.1 Normal State

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013260 Order Number: 329679-001US12.2.3.5 Encoding of

Seite 181 - 9.6.5.2 Stop Grant State

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 261Instruction Set Summary—Intel® Quark Core12.2.3.6 Encoding of

Seite 182 - 9.6.5.3 Stop Clock State

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013262 Order Number: 329679-001US12.2.4 Encoding of Fl

Seite 183

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 263Instruction Set Summary—Intel® Quark Core12.2.5 Intel® Quark S

Seite 184 - 10.0 Bus Operation

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013264 Order Number: 329679-001USIn 64-bit mode, defau

Seite 185 - I/O Space

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 265Instruction Set Summary—Intel® Quark CoreThis instruction must

Seite 186 - BHE# BLE#

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013266 Order Number: 329679-001USWhen the destination

Seite 187

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 267Instruction Set Summary—Intel® Quark CoreTable 89. Clock Count

Seite 188

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013268 Order Number: 329679-001USLEA = Load EA to Regi

Seite 189

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 269Instruction Set Summary—Intel® Quark CoreTEST = Logical Compar

Seite 190

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 27Architectural Overview—Intel® Quark CoreBased Scaled Index Mode

Seite 191

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013270 Order Number: 329679-001USIMUL = Integer Multip

Seite 192 - 10.1.5 Operand Alignment

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 271Instruction Set Summary—Intel® Quark CoreCWD = Convert Word to

Seite 193 - 10.2 Bus Arbitration Logic

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013272 Order Number: 329679-001USCONTROL TRANSFER (wit

Seite 194

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 273Instruction Set Summary—Intel® Quark CoreRET = Return from CAL

Seite 195

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013274 Order Number: 329679-001USRET = Return from CAL

Seite 196 - 10.3.1.1 No Wait States

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 275Instruction Set Summary—Intel® Quark CoreSTRING INSTRUCTIONSCM

Seite 197

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013276 Order Number: 329679-001USSTD = Set Direction F

Seite 198 - 10.3.2.1 Burst Cycles

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 277Instruction Set Summary—Intel® Quark CoreINVD = Invalidate Dat

Seite 199

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013278 Order Number: 329679-001USLTR = Load Task Regis

Seite 200 - 242202-033

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 279Instruction Set Summary—Intel® Quark CoreRSM = Exit System Ma

Seite 201 - 10.3.3 Cacheable Cycles

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201328 Order Number: 329679-001US3.5.4 Differences Betwe

Seite 202

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013280 Order Number: 329679-001USProtected ModeInterru

Seite 203 - 242202-035

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 281Instruction Set Summary—Intel® Quark Core1. Assuming that the

Seite 204 - 242202-036

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013282 Order Number: 329679-001USVariable Port 1110 11

Seite 205 - 10.3.4 Burst Mode Details

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 283Instruction Set Summary—Intel® Quark CoreTable 94. Floating-Po

Seite 206 - 242202-038

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013284 Order Number: 329679-001USFXCH = Exchange ST(0)

Seite 207 - 242202-039

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 285Instruction Set Summary—Intel® Quark CoreCONSTANTSFLDZ = Load

Seite 208 - 242202-067

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013286 Order Number: 329679-001USFSUB = Subtract Real

Seite 209 - 10.3.5 8- and 16-Bit Cycles

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 287Instruction Set Summary—Intel® Quark CoreFDIV = Divide ST(0) b

Seite 210 - 242202-069

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013288 Order Number: 329679-001USFISUBR = Integer Subt

Seite 211 - 10.3.6 Locked Cycles

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 289Instruction Set Summary—Intel® Quark CoreFABS = Absolute value

Seite 212 - 10.3.7 Pseudo-Locked Cycles

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 29Architectural Overview—Intel® Quark Core3.6.1.1 Unsigned Data T

Seite 213 - 10.3.8 Invalidate Cycles

Intel® Quark Core—Instruction Set SummaryIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013290 Order Number: 329679-001USFCLEX = Clear excepti

Seite 214 - 242202-092

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 291Signal Descriptions—Intel® Quark CoreAppendix A Signal Descrip

Seite 215

Intel® Quark Core—Signal DescriptionsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013292 Order Number: 329679-001USLOCK# OThe Bus Lock pin i

Seite 216 - Control Bus

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 293Signal Descriptions—Intel® Quark CoreSRESET IThe Soft Reset pi

Seite 217 - 10.3.9 Bus Hold

Intel® Quark Core—Signal DescriptionsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013294 Order Number: 329679-001USFLUSH# IThe Cache Flush i

Seite 218 - 242202-146

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 295Signal Descriptions—Intel® Quark CoreWRITE-BACK ENHANCED Intel

Seite 219 - 10.3.10 Interrupt Acknowledge

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013296 Order Number: 329679-001USAppendix B TestabilityThis append

Seite 220 - 10.3.11 Special Bus Cycles

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 297Testability—Intel® Quark CoreCache Data Test Register: TR3The

Seite 221 - ADDR Data

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013298 Order Number: 329679-001USto TR3 initiates the write to the

Seite 222 - 10.3.12 Bus Cycle Restart

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 299Testability—Intel® Quark Corewill be corrupted. This is becaus

Seite 223 - 242202-147

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 3Revision History—Intel® Quark CoreRevision HistoryDate Revision

Seite 224 - 10.3.13 Bus States

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201330 Order Number: 329679-001US8-bit Integer: Signed 8

Seite 225 - Quark SoC X1000

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013300 Order Number: 329679-001USFigure 130. TR4 Definition for St

Seite 226

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 301Testability—Intel® Quark CoreB.2.2 TLB Test Registers TR6 and

Seite 227 - 10.4.2 Burst Cycles

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013302 Order Number: 329679-001USFigure 133. TLB Test RegistersThe

Seite 228

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 303Testability—Intel® Quark CoreB.2.2.2 Data Test Register: TR7TR

Seite 229

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013304 Order Number: 329679-001USTR6 must be written to initiate t

Seite 230 - 10.4.3.2 Snoop under AHOLD

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 305Testability—Intel® Quark CoreB.3.1.1 Test-Logic-Reset StateIn

Seite 231 - 242202-150

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013306 Order Number: 329679-001USB.3.1.4 Capture-DR StateIn this s

Seite 232 - 242202-151

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 307Testability—Intel® Quark CoreB.3.1.9 Update-DR StateThe JTAG r

Seite 233 - Fill Cont

Intel® Quark Core—TestabilityIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013308 Order Number: 329679-001USThe test data register selected b

Seite 234 - 242202-153

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 309Feature Determination—Intel® Quark CoreAppendix C Feature Dete

Seite 235 - 10.4.3.4 Snoop under BOFF#

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 31Architectural Overview—Intel® Quark Core3.6.1.6 ASCII Data Type

Seite 236 - 40 04C80C8

Intel® Quark Core—Feature DeterminationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 2013310 Order Number: 329679-001USThe Intel® Quark SoC X1

Seite 237 - 10.4.3.5 Snoop under HOLD

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 311Feature Determination—Intel® Quark CoreRefer to the Intel appl

Seite 238

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201332 Order Number: 329679-001USFigure 6. String and AS

Seite 239 - 10.4.4 Locked Cycles

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 33Architectural Overview—Intel® Quark Core3.6.2 Little Endian vs.

Seite 240 - 242202-158

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201334 Order Number: 329679-001USExceptions are classifi

Seite 241 - 10.4.4.1 Snoop/Lock Collision

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 35Architectural Overview—Intel® Quark CoreThe IF bit in the EFLAG

Seite 242 - 10.4.6 Pseudo Locked Cycles

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201336 Order Number: 329679-001USWhile executing the NMI

Seite 243 - Write Back Cycle

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 37Architectural Overview—Intel® Quark CoreAs the Intel® Quark SoC

Seite 244

Intel® Quark Core—Architectural OverviewIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201338 Order Number: 329679-001US3.7.8 Double FaultA Dou

Seite 245

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 39System Register Organization—Intel® Quark Core4.0 System Regist

Seite 246 - 11.0 Debugging Support

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 20134 Order Number: 329679-001USContents1.0 About this Manual...

Seite 247

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201340 Order Number: 329679-001USNote: In register

Seite 248

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 41System Register Organization—Intel® Quark CoreThe least signifi

Seite 249

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201342 Order Number: 329679-001USID (Identificatio

Seite 250

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 43System Register Organization—Intel® Quark CoreX1000 Core does n

Seite 251

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201344 Order Number: 329679-001USIF (INTR Enable F

Seite 252 - 12.0 Instruction Set Summary

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 45System Register Organization—Intel® Quark CoreFigure 11. Intel®

Seite 253 - 12.2 Instruction Encoding

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201346 Order Number: 329679-001USFigure 12. System

Seite 254

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 47System Register Organization—Intel® Quark Core4.4.1.1 Control R

Seite 255

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201348 Order Number: 329679-001USThe low-order 16

Seite 256

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 49System Register Organization—Intel® Quark Corereach the externa

Seite 257

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 5Contents—Intel® Quark Core4.4.1.1 Control Register 0 (CR0)...

Seite 258

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201350 Order Number: 329679-001USTS (Task Switch,

Seite 259 - (No “s-i-b” Byte Present)

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 51System Register Organization—Intel® Quark Core4.4.1.2 Control R

Seite 260

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201352 Order Number: 329679-001USinstructions allo

Seite 261

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 53System Register Organization—Intel® Quark Core4.5 Floating-Poin

Seite 262

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201354 Order Number: 329679-001US4.5.2 Floating-Po

Seite 263 - 12.2.5 Intel

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 55System Register Organization—Intel® Quark CoreFigure 17. Floati

Seite 264 - 12.2.5.4 WRMSR

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201356 Order Number: 329679-001USTable 14. Conditi

Seite 265 - 12.3 Clock Count Summary

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 57System Register Organization—Intel® Quark CoreBit 7 is the erro

Seite 266

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201358 Order Number: 329679-001USSection 4.5.4.Not

Seite 267

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 59System Register Organization—Intel® Quark CoreFigure 18. Protec

Seite 268

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 20136 Order Number: 329679-001US6.3.5 Call Gates...

Seite 269

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201360 Order Number: 329679-001USFigure 20. Protec

Seite 270

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 61System Register Organization—Intel® Quark CoreFigure 22. FPU Co

Seite 271

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201362 Order Number: 329679-001USaffects only the

Seite 272 - CCCC = Jump on cccc

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 63System Register Organization—Intel® Quark Core4.7.1 FPU Registe

Seite 273 - 18 2 R,7,22

Intel® Quark Core—System Register OrganizationIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201364 Order Number: 329679-001US• Do not depend o

Seite 274 - 17 2 R,7,22

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 65Real Mode Architecture—Intel® Quark Core5.0 Real Mode Architect

Seite 275

Intel® Quark Core—Real Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201366 Order Number: 329679-001US5.2 Memory AddressingIn

Seite 276

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 67Real Mode Architecture—Intel® Quark Core5.4 InterruptsMany of t

Seite 277

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201368 Order Number: 329679-001US6.0 Protected Mode

Seite 278

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 69Protected Mode Architecture—Intel® Quark Core6.2 Segmentation6.

Seite 279

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 7Contents—Intel® Quark Core8.1 SMM Overview...

Seite 280

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201370 Order Number: 329679-001US6.2.2 TerminologyT

Seite 281 - 2(

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 71Protected Mode Architecture—Intel® Quark Core6.2.3.2 Global Des

Seite 282

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201372 Order Number: 329679-001USFigure 27. Interru

Seite 283

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 73Protected Mode Architecture—Intel® Quark Coregranularity is unr

Seite 284

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201374 Order Number: 329679-001USSegments identifie

Seite 285

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 75Protected Mode Architecture—Intel® Quark CoreFigure 29. System

Seite 286

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201376 Order Number: 329679-001USparameters are to

Seite 287

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 77Protected Mode Architecture—Intel® Quark Core6.2.4.7 Selector F

Seite 288

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201378 Order Number: 329679-001USFigure 31. Example

Seite 289

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 79Protected Mode Architecture—Intel® Quark CoreWhen operating in

Seite 290

Intel® Quark Core—ContentsIntel® Quark SoC X1000 CoreDeveloper’s Manual October 20138 Order Number: 329679-001US9.2.8.1 Reset Input (RESET)...

Seite 291 - Table 95. Intel

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201380 Order Number: 329679-001USFigure 33. Segment

Seite 292

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 81Protected Mode Architecture—Intel® Quark Core6.3 Protection6.3.

Seite 293

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201382 Order Number: 329679-001US6.3.2 Rules of Pri

Seite 294

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 83Protected Mode Architecture—Intel® Quark Core6.3.3.3 I/O Privil

Seite 295

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201384 Order Number: 329679-001USFigure 36. Intel®

Seite 296 - Appendix B Testability

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 85Protected Mode Architecture—Intel® Quark CoreThe IOPL also affe

Seite 297 - B.1.2 Cache Testability Write

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201386 Order Number: 329679-001USAny time an instru

Seite 298 - B.1.3 Cache Testability Read

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 87Protected Mode Architecture—Intel® Quark CoreThe privilege rule

Seite 299 - B.1.4 Flush Cache

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201388 Order Number: 329679-001USInterrupt gates an

Seite 300

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 89Protected Mode Architecture—Intel® Quark CoreEach task must hav

Seite 301

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 9Contents—Intel® Quark Core9.6.3 Write-Back Enhanced Intel® Quark

Seite 302

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201390 Order Number: 329679-001USa simple Protected

Seite 303 - B.2.3 TLB Write Test

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 91Protected Mode Architecture—Intel® Quark CoreFigure 40. GDT Des

Seite 304 - Quark SoC X1000 Core JTAG

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201392 Order Number: 329679-001US6.4.2.3 Page Direc

Seite 305 - B.3.1.3 Select-DR-Scan State

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 93Protected Mode Architecture—Intel® Quark CoreCR4.PGE enables gl

Seite 306 - B.3.1.8 Exit2-DR State

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201394 Order Number: 329679-001USNote: On some proc

Seite 307

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 95Protected Mode Architecture—Intel® Quark Corecomprises 512 64-b

Seite 308 - B.3.1.16 Update-IR State

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201396 Order Number: 329679-001USFigure 42. Linear-

Seite 309 - C.1 CPUID Instruction

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 97Protected Mode Architecture—Intel® Quark CoreTable 32. Format o

Seite 310

Intel® Quark Core—Protected Mode ArchitectureIntel® Quark SoC X1000 CoreDeveloper’s Manual October 201398 Order Number: 329679-001USFigure 43 and Figu

Seite 311 - Quark SoC X1000 Stepping

Intel® Quark SoC X1000 CoreOctober 2013 Developer’s ManualOrder Number: 329679-001US 99Protected Mode Architecture—Intel® Quark CoreFigure 44. Formats

Kommentare zu diesen Handbüchern

Keine Kommentare