Document Number: 316704-001 Intel® CoreTM 2 Duo processor and Mobile Intel® GME965 Express Chipset Development Kit User Manual June 2007
About This Manual 10 316704-001 / Development Kit User’s Manual Term/Acronym Definition System Bus The System Bus is the microprocessor bus of
About This Manual 316704-001 / Development Kit User’s Manual 11 Acronym Definition BIOS Basic Input/Output System CK-SSCD Spread Spectrum Diff
About This Manual 12 316704-001 / Development Kit User’s Manual Acronym Definition LOM LAN on Motherboard LPC Low Pin Count LS Low-speed. Re
About This Manual 316704-001 / Development Kit User’s Manual 13 Acronym Definition VREG Voltage Regulator XDP eXtended Debug Port 1.4 Suppor
About This Manual 14 316704-001 / Development Kit User’s Manual Intel Literature Fulfilment Center P.O. Box 5937 Denver, Colorado 80217-9808 US
Getting Started 316704-001 / Development Kit User’s Manual 15 2 Getting Started This chapter identifies the development kit’s key components,
Getting Started 16 316704-001 / Development Kit User’s Manual Development Board Implementation Comments PCI Express* Three x1 connectors One
Getting Started 316704-001 / Development Kit User’s Manual 17 Development Board Implementation Comments Power Management ACPI Compliant S0
Getting Started 18 316704-001 / Development Kit User’s Manual Note: While every care was taken to ensure the latest versions of drivers were p
Getting Started 316704-001 / Development Kit User’s Manual 19 VGA Monitor: Any standard VGA or multi-resolution monitor may be used. The setup
2 316704-001 / Development Kit User’s Manual INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE
Getting Started 20 316704-001 / Development Kit User’s Manual Other Devices and Adapters: The development board functions much like a standard
Getting Started 316704-001 / Development Kit User’s Manual 21 Note: Ensure that the processor has been locked into the socket by turning the
Theory of Operation 22 316704-001 / Development Kit User’s Manual 3 Theory of Operation 3.1 Block Diagram Figure 1. Development Board Block D
Theory of Operation 316704-001 / Development Kit User’s Manual 23 chassis. Internal and rear panel system I/O connectors are described in Secti
Theory of Operation 24 316704-001 / Development Kit User’s Manual • SDVO interface via PCI Express* x16 connector provides maximum display fle
Theory of Operation 316704-001 / Development Kit User’s Manual 25 3.4.1.4 PCI Express x16 Slot The development board provides access to one x1
Theory of Operation 26 316704-001 / Development Kit User’s Manual 3.4.2.3 On-Board LAN The development board has one RJ-45 interface – at conn
Theory of Operation 316704-001 / Development Kit User’s Manual 27 connector at J5A1. Four ports are routed to USB front panel headers at J6H3 a
Theory of Operation 28 316704-001 / Development Kit User’s Manual Table 7. BIOS Location Strapping Options ICH8-M Signal GNT#0 SPI_CS1# BIOS L
Theory of Operation 316704-001 / Development Kit User’s Manual 29 3.4.3 POST Code Debugger A Port 80-83 Add-in card can be plugged into to the
316704-001 / Development Kit User’s Manual 3 Contents 1 About This Manual ...
Theory of Operation 30 316704-001 / Development Kit User’s Manual State Description G0/S0/C3 Deep Sleep: DPSLP# signal active G0/S0/C4 Deeper
Theory of Operation 316704-001 / Development Kit User’s Manual 31 Table 11. Sleep Signals and M-State Definition Signal SLP_S3# SLP_S4# S
Theory of Operation 32 316704-001 / Development Kit User’s Manual Table 12. Development Board Voltage Rails Component/ Interface Voltage Plane
Theory of Operation 316704-001 / Development Kit User’s Manual 33 Component/ Interface Voltage Plane Supply Rail Reference Designator GMCH 1.
Theory of Operation 34 316704-001 / Development Kit User’s Manual Component/ Interface Voltage Plane Supply Rail Reference Designator Memory 1
Theory of Operation 316704-001 / Development Kit User’s Manual 35 Component/ Interface Voltage Plane Supply Rail Reference Designator Panel LV
Theory of Operation 36 316704-001 / Development Kit User’s Manual Component/ Interface Voltage Plane Supply Rail Reference Designator System
Hardware Reference 316704-001 / Development Kit User’s Manual 37 4 Hardware Reference This section provides reference information on the hardw
Hardware Reference 38 316704-001 / Development Kit User’s Manual Table 13. Development Board Component Location Legend Reference Designator Fu
Hardware Reference 316704-001 / Development Kit User’s Manual 39 Reference Designator Function J7J4 PATA Connector J8A1 Reserved J8A2 Reserved
4 316704-001 / Development Kit User’s Manual Figures Figure 1. Development Board Block Diagram...
Hardware Reference 40 316704-001 / Development Kit User’s Manual Figure 3. Back Panel Connector Locations n o p q
Hardware Reference 316704-001 / Development Kit User’s Manual 41 Figure 4. D-Connector to Component Video Cable Figure 5. D-Connector to Compo
Hardware Reference 42 316704-001 / Development Kit User’s Manual The unsupported jumpers must remain in their default position or the operation
Hardware Reference 316704-001 / Development Kit User’s Manual 43 Reference Designator Function Default Setting Optional Setting Override For
Hardware Reference 44 316704-001 / Development Kit User’s Manual Reference Designator Function Default Setting Optional Setting J3J1 Reserved
Hardware Reference 316704-001 / Development Kit User’s Manual 45 Reference Designator Function Default Setting Optional Setting H8 Programmin
Hardware Reference 46 316704-001 / Development Kit User’s Manual 4.5 LEDs The development board has a number of LEDs. These LEDs provide statu
Hardware Reference 316704-001 / Development Kit User’s Manual 47 Function Reference Designator VID 0 CR1B1 VID 1 CR1B2 VID 2 CR1B3 VID 3 CR
Hardware Reference 48 316704-001 / Development Kit User’s Manual d. J9H2 (1-2) (default: 1-X), disable 1 Hz Clock. 4. Attach an ATX power sup
Hardware Reference 316704-001 / Development Kit User’s Manual 49 Reference Designator Slot/Socket Description Detail J6H5 Front Panel Header
316704-001 / Development Kit User’s Manual 5 Revision History Document Number Revision Number Description Revision Date 316704 001 Initial
Hardware Reference 50 316704-001 / Development Kit User’s Manual Pin Description Pin Description A11 PERST# B11 WAKE# Key A12 GND B12 RSVD A
Hardware Reference 316704-001 / Development Kit User’s Manual 51 Pin Description Pin Description A43 LANE 6 (R+) B43 GND A44 LANE 6 (R-)
Hardware Reference 52 316704-001 / Development Kit User’s Manual Pin Description Pin Description A77 LANE 14 (R-) B77 GND A78 GND B78 LA
Hardware Reference 316704-001 / Development Kit User’s Manual 53 Pin Description Pin Description A18 GND B18 GND End of x1 Connector A19 Reser
Hardware Reference 54 316704-001 / Development Kit User’s Manual Pin Description Pin Description A50 Reserved B50 N/C A51 GND B51 N/C A52 N/C
Hardware Reference 316704-001 / Development Kit User’s Manual 55 Table 20. MEC Slot (J6B2) Pin Description Pin Description A1 N/C B1 12 V A2
Hardware Reference 56 316704-001 / Development Kit User’s Manual Pin Description Pin Description End of x4 Connector A33 Reserved B33 N/C A34
Hardware Reference 316704-001 / Development Kit User’s Manual 57 Pin Description Pin Description A66 GND B66 SDVOB_Clk+ A67 GND B67 SDVOB_Clk
Hardware Reference 58 316704-001 / Development Kit User’s Manual Pin Description Pin Description Key A12 GND B12 RSVD A13 REFCLK+ B13 GND A1
Hardware Reference 316704-001 / Development Kit User’s Manual 59 4.6.2.6 SATA Pinout Up to three SATA devices may be supported by the SATA con
About This Manual 6 316704-001 / Development Kit User’s Manual 1 About This Manual This user’s manual describes the use of the Intel® CoreTM 2
Hardware Reference 60 316704-001 / Development Kit User’s Manual Connector J2B3 is used to power the CPU fan. Connectors J2C1 and J2F1 are not
Hardware Reference 316704-001 / Development Kit User’s Manual 61 16 +V5 5 volt supply 4.6.2.9 USB Headers (J6H3, J6H4) The USB headers imple
Hardware Reference 62 316704-001 / Development Kit User’s Manual Appendix A . Heatsink Installation Instructions It is necessary for the Intel®
Hardware Reference 316704-001 / Development Kit User’s Manual 63 Figure 10. Backplate Pins 4. Clean the die of the processor with isopropyl a
Hardware Reference 64 316704-001 / Development Kit User’s Manual Figure 11. Applying the Thermal Grease 6. Pick up the heatsink and squeeze t
Hardware Reference 316704-001 / Development Kit User’s Manual 65 7. While keeping the activation arm compressed, place the heatsink over the p
Hardware Reference 66 316704-001 / Development Kit User’s Manual Figure 14. Plugging in the Fan Figure 15. Completed Assembly
About This Manual 316704-001 / Development Kit User’s Manual 7 Table 1. Text Conventions Notation Definition # The pound symbol (#) appended t
About This Manual 8 316704-001 / Development Kit User’s Manual 1.3 Glossary of Terms and Acronyms Table 2 defines conventions and terminology
About This Manual 316704-001 / Development Kit User’s Manual 9 Term/Acronym Definition manufacturer’s conditions required for AC timing specifi
Kommentare zu diesen Handbüchern