Intel B940 Datenblatt Seite 263
- Seite / 360
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Datasheet, Volume 2 263
Processor Configuration Registers
26 RO 0b
Queued Invalidation Enable (QIE)
This field is valid only for implementations supporting queued invalidations.
Software writes to this field to enable or disable queued invalidations.
0 = Disable queued invalidations.
1 = Enable use of queued invalidations.
Hardware reports the status of queued invalidation enable operation through
QIES field in the Global Status register.
Refer to the VTd specification for software requirements for
enabling/disabling queued invalidations.
The value returned on a read of this field is undefined.
25 RO 0b
Interrupt Remapping Enable (IRE)
This field is valid only for implementations supporting interrupt remapping.
0 = Disable interrupt-remapping hardware
1 = Enable interrupt-remapping hardware
Hardware reports the status of the interrupt remapping enable operation
through the IRES field in the Global Status register.
There may be active interrupt requests in the platform when software
updates this field. Hardware must enable or disable interrupt-remapping logic
only at deterministic transaction boundaries, so that any in-flight interrupts
are either subject to remapping or not at all.
Hardware implementations must drain any in-flight interrupts requests
queued in the Root-Complex before completing the interrupt-remapping
enable command and reflecting the status of the command through the IRES
field in the Global Status register.
The value returned on a read of this field is undefined.
24 RO 0b
Set Interrupt Remap Table Pointer (SIRTP)
This field is valid only for implementations supporting interrupt-remapping.
Software sets this field to set/update the interrupt remapping table pointer
used by hardware. The interrupt remapping table pointer is specified through
the Interrupt Remapping Table Address register.
Hardware reports the status of the interrupt remapping table pointer set
operation through the IRTPS field in the Global Status register.
The interrupt remap table pointer set operation must be performed before
enabling or re-enabling (after disabling) interrupt-remapping hardware
through the IRE field.
After an interrupt remap table pointer set operation, software must globally
invalidate the interrupt entry cache. This is required to ensure hardware uses
only the interrupt-remapping entries referenced by the new interrupt remap
table pointer, and not any stale cached entries.
While interrupt remapping is active, software may update the interrupt
remapping table pointer through this field. However, to ensure valid in-flight
interrupt requests are deterministically remapped, software must ensure that
the structures referenced by the new interrupt remap table pointer are
programmed to provide the same remapping results as the structures
referenced by the previous interrupt remap table pointer.
Clearing this bit has no effect. The value returned on a read of this field is
undefined.
B/D/F/Type: 0/2/0/GFXVTBAR
Address Offset: 18–1Bh
Reset Value: 00000000h
Access: W, RO, RW
Bit Attr
Reset
Value
Description
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Verwandte Produkte und Handbücher für Prozessoren Intel B940
Prozessoren Intel core 2 Duo T5850 Spezifikationen
(292 Seiten)
(292 Seiten)
Prozessoren Intel AT80569KJ073N Datenblatt
(102 Seiten)
(102 Seiten)
Ari-armaturen CODI B PN63 DE manuels
Manuels d'utilisation et guides de l'utilisateur pour Équipement Ari-armaturen CODI B PN63 DE.
Nous fournissons des manuels en pdf 1 Ari-armaturen CODI B PN63 DE à télécharger gratuitement par type de document : Manuel de l'utilisateur
Ari armaturen CODI B PN63 DE Manuel de l'utilisateur (13 pages)
marque: Ari-armaturen | Catégorie: Equipment | Taille: 0.41 MB |
Table des matières
S / CODI
1
Plus de produits et de manuels pour Équipement Ari-armaturen
| Modèles | Type de document |
|---|---|
| PN40 DE |
Manuel de l'utilisateur
ARI Armaturen PN40 DE Benutzerhandbuch [ru] ,
13 pages
|
| PN40 DE |
Manuel de l'utilisateur
ARI Armaturen PN40 DE Benutzerhandbuch,
11 pages
|
| PN25 DE |
Manuel de l'utilisateur
ARI Armaturen PN25 DE Benutzerhandbuch,
9 pages
|
| PN40 DE |
Manuel de l'utilisateur
ARI Armaturen PN40 DE Benutzerhandbuch,
9 pages
|
| PN40 DE |
Manuel de l'utilisateur
ARI Armaturen PN40 DE Benutzerhandbuch,
9 pages
|
| PN25 DE |
Manuel de l'utilisateur
ARI Armaturen PN25 DE Benutzerhandbuch,
11 pages
|
| PN40 DE |
Manuel de l'utilisateur
ARI Armaturen PN40 DE Benutzerhandbuch,
10 pages
|
| ES11 DE |
Manuel de l'utilisateur
ARI Armaturen ES11 DE Benutzerhandbuch [ru] ,
24 pages
|
| CONA-control DE |
Manuel de l'utilisateur
ARI Armaturen CONA-control DE Benutzerhandbuch [ru] ,
36 pages
|
| ARImetec-S DE |
Manuel de l'utilisateur
ARI Armaturen ARImetec-S DE Benutzerhandbuch,
34 pages
|
| Elektrischer Schubantrieb FR 1.2 DE |
Manuel de l'utilisateur
ARI Armaturen Elektrischer Schubantrieb FR 1.2 DE Benutzerhandbuch,
20 pages
|
| ARI-PACO 1.6kN DE |
Manuel de l'utilisateur
ARI Armaturen ARI-PACO 1.6kN DE Benutzerhandbuch [ru] ,
26 pages
|
| ARI-PACO 0,85kN DE |
Manuel de l'utilisateur
ARI Armaturen ARI-PACO 0,85kN DE Benutzerhandbuch,
32 pages
|
| RI21 DE |
Manuel de l'utilisateur
ARI Armaturen RI21 DE Benutzerhandbuch,
23 pages
|
| ARI-PREMIO DE |
Manuel de l'utilisateur
ARI Armaturen ARI-PREMIO DE Benutzerhandbuch,
56 pages
|
| ARI-PREMIO Plus DE |
Manuel de l'utilisateur
ARI Armaturen ARI-PREMIO Plus DE Benutzerhandbuch,
50 pages
|
| DP34 DE |
Manuel de l'utilisateur
ARI Armaturen DP34 DE Benutzerhandbuch,
28 pages
|
| DP32 DE |
Manuel de l'utilisateur
ARI Armaturen DP32 DE Benutzerhandbuch,
4 pages
|
| DP34 Tridem DE |
Manuel de l'utilisateur
ARI Armaturen DP34 Tridem DE Benutzerhandbuch,
17 pages
|
| PRESO DE |
Manuel de l'utilisateur
ARI Armaturen PRESO DE Benutzerhandbuch,
13 pages
|
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.033 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern