Intel B940 Datenblatt Seite 327
- Seite / 360
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Datasheet, Volume 2 327
Processor Configuration Registers
2.19.45 RSTS—Root Status
This register provides information about PCI Express Root Complex specific
parameters.
2.19.46 PEGLC—PCI Express-G Legacy Control Register
This register controls functionality that is needed by Legacy (non-PCI Express aware)
OSs during run time.
B/D/F/Type: 0/6/0/PCI
Address Offset: C0–C3h
Reset Value: 00000000h
Access: RO, RW1C
Bit Attr
Reset
Value
Description
31:18 RO 0000h
Reserved: MBZ
For future R/WC/S implementations; software must use 0 for writes to bits.
17 RO 0b
PME Pending (PMEP)
This bit indicates that another PME is pending when the PME Status bit is set.
When the PME Status bit is cleared by software; the PME is delivered by
hardware by setting the PME Status bit again and updating the Requestor ID
appropriately. The PME pending bit is cleared by hardware if no more PMEs
are pending.
16 RW1C 0b
PME Status (PMES)
This bit indicates that PME was asserted by the requestor ID indicated in the
PME Requestor ID field. Subsequent PMEs are kept pending until the status
register is cleared by writing a 1 to this field.
15:0 RO 0000h
PME Requestor ID (PMERID)
This bit indicates the PCI requestor ID of the last PME requestor.
B/D/F/Type: 0/6/0/PCI
Address Offset: EC–EFh
Reset Value: 0000_0000h
Access: RO, RW
Bit Attr
Reset
Value
Description
31:3 RO 00..00b Reserved
2RW 0b
PME GPE Enable (PMEGPE)
0 = Do not generate GPE PME message when PME is received.
1 = Generate a GPE PME message when PME is received (Assert_PMEGPE
and Deassert_PMEGPE messages on DMI). This enables the MCH to
support PMEs on the PEG port under legacy OSs.
1RW 0b
Hot-Plug GPE Enable (HPGPE)
0 = Do not generate GPE Hot-Plug message when Hot-Plug event is
received.
1 = Generate a GPE Hot-Plug message when Hot-Plug Event is received
(Assert_HPGPE and Deassert_HPGPE messages on DMI). This enables
the MCH to support Hot-Plug on the PEG port under legacy OSs.
0RW 0b
General Message GPE Enable (GENGPE)
0 = Do not forward received GPE assert/de-assert messages.
1 = Forward received GPE assert/de-assert messages. These general GPE
message can be received using the PEG port from an external Intel
device (that is, PxH) and will be subsequently forwarded to the PCH
(using Assert_GPE and Deassert_GPE messages on DMI). For example,
PxH might send this message if a PCI Express device is hot plugged into
a PxH downstream port.
- Datasheet – Volume 2 1
- Legal Lines and Disclaimers 2
- Contents 3
- 4 Datasheet, Volume 2 4
- Datasheet, Volume 2 5 5
- 6 Datasheet, Volume 2 6
- Datasheet, Volume 2 7 7
- 8 Datasheet, Volume 2 8
- Datasheet, Volume 2 9 9
- 10 Datasheet, Volume 2 10
- Datasheet, Volume 2 11 11
- Revision History 12
- 1 Introduction 13
- Introduction 14
- 2 Processor Configuration 15
- 2.2 System Address Map 17
- 18 Datasheet, Volume 2 18
- 2.2.1 Legacy Address Range 19
- Datasheet, Volume 2 21 21
- 2.2.2.2 TSEG 22
- 2.2.2.5 Pre-allocated Memory 23
- 2.2.2.7 Intel 24
- Management Engine (Intel 24
- ME) UMA 24
- Datasheet, Volume 2 25 25
- 2.2.2.10 High BIOS Area 26
- Datasheet, Volume 2 27 27
- 2.2.3.1 Programming Model 28
- HOST/SYSTEM VIEW 29
- PHYSICAL MEMORY 29
- (DRAM CONTROLLER VIEW) 29
- Datasheet, Volume 2 33 33
- 34 Datasheet, Volume 2 34
- 2.2.9 I/O Address Space 35
- 36 Datasheet, Volume 2 36
- Datasheet, Volume 2 37 37
- 2.4 Configuration Mechanisms 38
- Datasheet, Volume 2 39 39
- 40 Datasheet, Volume 2 40
- Datasheet, Volume 2 41 41
- 42 Datasheet, Volume 2 42
- Datasheet, Volume 2 43 43
- 2.6 I/O Mapped Registers 44
- 2.7.6 CC—Class Code Register 49
- TXT Lockable 54
- 1:0 to 11b 56
- 4) from 58
- B0h, bits 15:4) 58
- 2.8 MCHBAR Registers 66
- 00h RW 67
- Register Symbol Register Name 67
- 208–209h 73
- 20A–20Bh 74
- 24D–24Fh 74
- 250-251h 75
- 252–255h 76
- 256–257h 77
- 258–25Ah 77
- 269–26Eh 79
- 298–29Bh 82
- 29C–29Fh 84
- 2B4–2B7h 84
- 600–601h 86
- 602–603h 86
- 604–605h 86
- 64D–64Fh 88
- 650–651h 88
- 652–655h 89
- 656–657h 90
- 658–65Ah 90
- 660–663h 91
- 6B4–6B7h 93
- C20–C27h 94
- 1001–1002h 94
- 1004–1005h 95
- 101E–101Fh 100
- Register 107
- 10EC–10EDh 108
- 2C20–2C22h 109
- 2.9 EPBAR Registers 110
- 2.10 PCI Device 1 Registers 115
- PCI device 117
- Port Command Register 140
- 11:10 RW-O 11b 143
- OS's during run time 155
- 104–107h 156
- 108–10Bh 157
- 10C–10Dh 157
- 110–113h 158
- 23 RO 0b Reserved 158
- 114–117h 158
- 11A–11Bh 159
- 2.12 DMIBAR Registers 161
- Declaration Capability 169
- 2.13.6 CC—Class Code Register 177
- Range Address Register 179
- GMADR register 180
- 2.14 Device 2 I/O Registers 183
- 100–107h 211
- 108–10Fh 212
- 200–20Fh 214
- F00–F03h 215
- F04–F07h 216
- Dedication 217
- F08–F0Bh 218
- FFC–FFFh 219
- 2.16 DMI VC1 REMAP Registers 221
- 2.17.2 GFXPLL1—GFX PLL BIOS 254
- 2.18 GFXVTBAR Registers 255
- Address Register 281
- 2.19 PCI Device 6 Registers 288
- 2.19.45 RSTS—Root Status 327
- 2.21 Intel 332
- Specific Registers 332
- 110–117h 333
- 330–337h 333
- Lower Half Register 334
- Upper Half Register 334
- QuickPath Architecture 335
- System Address Decode 335
- Register Description 335
- QPI Link 0 Registers 340
- QPI Physical 0 Registers 341
- 3.4 PCI Standard Registers 342
- 3.4.4 CCR—Class Code Register 344
- Identification Register 345
- 3.4.7 PCICMD—Command Register 346
- 3.5.1 MAX_RTIDS 349
- 3.6.1 SAD_PAM0123 349
- 3.6.2 SAD_PAM456 351
- 3.6.3 SAD_HEN 352
- 3.6.4 SAD_SMRAM 353
- 3.6.5 SAD_PCIEXBAR 354
- 3.7 Intel 356
- QPI Link Registers 356
- 3.8 Intel 357
- QPI Physical Layer Registers 357
- 360 Datasheet, Volume 2 360
Verwandte Produkte und Handbücher für Prozessoren Intel B940
Prozessoren Intel core 2 Duo T5850 Spezifikationen
(292 Seiten)
(292 Seiten)
Prozessoren Intel AT80569KJ073N Datenblatt
(102 Seiten)
(102 Seiten)
Dwyer DM-1200 manuels
Manuels d'utilisation et guides de l'utilisateur pour Accessoires pour les appareils électriques Dwyer DM-1200.
Nous fournissons des manuels en pdf 1 Dwyer DM-1200 à télécharger gratuitement par type de document : Manuel de l'utilisateur
Dwyer DM-1200 Manuel de l'utilisateur (6 pages)
marque: Dwyer | Catégorie: Accessories for electrical | Taille: 0.45 MB |
Table des matières
Plus de produits et de manuels pour Accessoires pour les appareils électriques Dwyer
| Modèles | Type de document |
|---|---|
| 3000MR |
Manuel de l'utilisateur
Dwyer 3000MR User Manual,
2 pages
|
| 3000MRS |
Manuel de l'utilisateur
Dwyer 3000MRS User Manual,
2 pages
|
| MP |
Manuel de l'utilisateur
Dwyer MP User Manual,
4 pages
|
| AT22000 |
Manuel de l'utilisateur
Dwyer AT22000 User Manual,
2 pages
|
| A3000 |
Manuel de l'utilisateur
Dwyer A3000 User Manual,
4 pages
|
| 3000SGT |
Manuel de l'utilisateur
Dwyer 3000SGT User Manual,
4 pages
|
| 43000 |
Manuel de l'utilisateur
Dwyer 43000 User Manual,
6 pages
|
| 3000 |
Manuel de l'utilisateur
Dwyer 3000 User Manual,
12 pages
|
| 1800 |
Manuel de l'utilisateur
Dwyer 1800 User Manual [es] ,
4 pages
|
| DH |
Manuel de l'utilisateur
Dwyer DH User Manual,
20 pages
|
| 1900 |
Manuel de l'utilisateur
Dwyer 1900 User Manual,
4 pages
|
| 1950 |
Manuel de l'utilisateur
Dwyer 1950 User Manual,
2 pages
|
| DHII |
Manuel de l'utilisateur
Dwyer DHII User Manual,
20 pages
|
| DH3 |
Manuel de l'utilisateur
Dwyer DH3 User Manual,
20 pages
|
| H3 |
Manuel de l'utilisateur
Dwyer H3 User Manual,
2 pages
|
| 1950G |
Manuel de l'utilisateur
Dwyer 1950G User Manual,
2 pages
|
| H3 |
Manuel de l'utilisateur
 
Dwyer H3 User Manual,
8 pages
|
| 1620 |
Manuel de l'utilisateur
Dwyer 1620 User Manual,
2 pages
|
| 1640 |
Manuel de l'utilisateur
Dwyer 1640 User Manual,
1 pages
|
| 1630 |
Manuel de l'utilisateur
Dwyer 1630 User Manual,
2 pages
|
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.058 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern