Intel i7-2960XM Datenblatt Seite 5
- Seite / 98
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Datasheet 5
2.10.19 MC_CHANNEL_0_ODT_MATRIX_RANK_0_3_RD
MC_CHANNEL_1_ODT_MATRIX_RANK_0_3_RD
MC_CHANNEL_2_ODT_MATRIX_RANK_0_3_RD......................................... 73
2.10.20 MC_CHANNEL_0_ODT_MATRIX_RANK_4_7_RD
MC_CHANNEL_1_ODT_MATRIX_RANK_4_7_RD
MC_CHANNEL_2_ODT_MATRIX_RANK_4_7_RD......................................... 74
2.10.21 MC_CHANNEL_0_ODT_MATRIX_RANK_0_3_WR
MC_CHANNEL_1_ODT_MATRIX_RANK_0_3_WR
MC_CHANNEL_2_ODT_MATRIX_RANK_0_3_WR........................................ 74
2.10.22 MC_CHANNEL_0_ODT_MATRIX_RANK_4_7_WR
MC_CHANNEL_1_ODT_MATRIX_RANK_4_7_WR
MC_CHANNEL_2_ODT_MATRIX_RANK_4_7_WR........................................ 74
2.10.23 MC_CHANNEL_0_WAQ_PARAMS
MC_CHANNEL_1_WAQ_PARAMS
MC_CHANNEL_2_WAQ_PARAMS .............................................................75
2.10.24 MC_CHANNEL_0_SCHEDULER_PARAMS
MC_CHANNEL_1_SCHEDULER_PARAMS
MC_CHANNEL_2_SCHEDULER_PARAMS ...................................................76
2.10.25 MC_CHANNEL_0_MAINTENANCE_OPS
MC_CHANNEL_1_MAINTENANCE_OPS
MC_CHANNEL_2_MAINTENANCE_OPS .....................................................76
2.10.26 MC_CHANNEL_0_TX_BG_SETTINGS
MC_CHANNEL_1_TX_BG_SETTINGS
MC_CHANNEL_2_TX_BG_SETTINGS........................................................77
2.10.27 MC_CHANNEL_0_RX_BGF_SETTINGS
MC_CHANNEL_1_RX_BGF_SETTINGS
MC_CHANNEL_2_RX_BGF_SETTINGS ......................................................77
2.10.28 MC_CHANNEL_0_EW_BGF_SETTINGS
MC_CHANNEL_1_EW_BGF_SETTINGS
MC_CHANNEL_2_EW_BGF_SETTINGS......................................................78
2.10.29 MC_CHANNEL_0_EW_BGF_OFFSET_SETTINGS
MC_CHANNEL_1_EW_BGF_OFFSET_SETTINGS
MC_CHANNEL_2_EW_BGF_OFFSET_SETTINGS .........................................78
2.10.30 MC_CHANNEL_0_ROUND_TRIP_LATENCY
MC_CHANNEL_1_ROUND_TRIP_LATENCY
MC_CHANNEL_2_ROUND_TRIP_LATENCY.................................................78
2.10.31 MC_CHANNEL_0_PAGETABLE_PARAMS1
MC_CHANNEL_1_PAGETABLE_PARAMS1
MC_CHANNEL_2_PAGETABLE_PARAMS1 ..................................................79
2.10.32 MC_CHANNEL_0_PAGETABLE_PARAMS2
MC_CHANNEL_1_PAGETABLE_PARAMS2
MC_CHANNEL_2_PAGETABLE_PARAMS2 ..................................................79
2.10.33 MC_TX_BG_CMD_DATA_RATIO_SETTINGS_CH0
MC_TX_BG_CMD_DATA_RATIO_SETTINGS_CH1
MC_TX_BG_CMD_DATA_RATIO_SETTINGS_CH2.......................................80
2.10.34 MC_TX_BG_CMD_OFFSET_SETTINGS_CH0
MC_TX_BG_CMD_OFFSET_SETTINGS_CH1
MC_TX_BG_CMD_OFFSET_SETTINGS_CH2...............................................80
2.10.35 MC_TX_BG_DATA_OFFSET_SETTINGS_CH0
MC_TX_BG_DATA_OFFSET_SETTINGS_CH1
MC_TX_BG_DATA_OFFSET_SETTINGS_CH2 .............................................80
2.10.36 MC_CHANNEL_0_ADDR_MATCH
MC_CHANNEL_1_ADDR_MATCH
MC_CHANNEL_2_ADDR_MATCH..............................................................81
2.10.37 MC_CHANNEL_0_ECC_ERROR_MASK
MC_CHANNEL_1_ECC_ERROR_MASK
MC_CHANNEL_2_ECC_ERROR_MASK.......................................................82
2.10.38 MC_CHANNEL_0_ECC_ERROR_INJECT
MC_CHANNEL_1_ECC_ERROR_INJECT
MC_CHANNEL_2_ECC_ERROR_INJECT.....................................................82
- Datasheet, Volume 2 1
- Contents 3
- 4 Datasheet 4
- Datasheet 5 5
- 6 Datasheet 6
- Datasheet 7 7
- 8 Datasheet 8
- Revision History 9
- 10 Datasheet 10
- 1 Introduction 11
- Introduction 12
- 12 Datasheet 12
- 1.2 References 13
- 14 Datasheet 14
- 2 Register Description 15
- 2.3 Device Mapping 17
- Control Registers 24
- Address Registers 25
- Rank Registers 26
- Thermal Control Registers 27
- 2.5 PCI Standard Registers 36
- Identification Register 38
- Express space 39
- 2.6.1 SAD_PAM0123 41
- 2.6.2 SAD_PAM456 43
- 2.6.3 SAD_HEN 44
- 2.6.4 SAD_SMRAM 44
- 2.6.5 SAD_PCIEXBAR 45
- 19:6 RW 46
- 2:1 RW 46
- 2.7 Intel QPI Link Registers 47
- 2.8.2 MC_STATUS 49
- 13:12 RW0C 50
- 11:0 RW0C 50
- 2.8.4 MC_SMI_SPARE_CNTRL 51
- 2.8.5 MC_RESET_CONTROL 51
- 2.8.6 MC_CHANNEL_MAPPER 52
- 2.8.7 MC_MAX_DOD 53
- 2.8.8 MC_RD_CRDT_INIT 54
- 2.8.9 MC_CRDT_WR_THLD 55
- 2.8.10 MC_SCRUBADDR_LO 55
- 2.8.11 MC_SCRUBADDR_HI 56
- 29:28 RW 58
- 25:24 RW 58
- 21:20 RW 58
- 17:16 RW 58
- 13:12 RW 58
- Registers 59
- MC_CHANNEL_1_DIMM_INIT_CMD 60
- MC_CHANNEL_2_DIMM_INIT_CMD 60
- MC_CHANNEL_1_DIMM_INIT_PARAMS 61
- MC_CHANNEL_2_DIMM_INIT_PARAMS 61
- MC_CHANNEL_1_DIMM_INIT_STATUS 62
- MC_CHANNEL_2_DIMM_INIT_STATUS 62
- 2.10.5 MC_CHANNEL_0_DDR3CMD 63
- MC_CHANNEL_1_DDR3CMD 63
- MC_CHANNEL_2_DDR3CMD 63
- 3:2 RW 0 64
- 31:16 RW 0 64
- 15:0 RW 0 64
- 23:20 RW 0 65
- 19:16 RW 0 65
- 7:0 RW 0 65
- MC_CHANNEL_1_RANK_TIMING_A 66
- MC_CHANNEL_2_RANK_TIMING_A 66
- 18:15 RW 0 67
- 14:11 RW 0 67
- 10:7 RW 0 67
- 6:4 RW 0 68
- 3:1 RW 0 68
- MC_CHANNEL_1_RANK_TIMING_B 69
- MC_CHANNEL_2_RANK_TIMING_B 69
- 29:19 RW 0 70
- 18:9 RW 0 70
- 8:0 RW 0 70
- MC_CHANNEL_1_WAQ_PARAMS 75
- MC_CHANNEL_2_WAQ_PARAMS 75
- MC_CHANNEL_1_ADDR_MATCH 81
- MC_CHANNEL_2_ADDR_MATCH 81
- 31:0 RW 0 82
- 2:1 RW 0 82
- Datasheet 83 83
- Register Description 83
- 26:24 RW 0 87
- 23:0 RW 0 87
- 13:4 RW 0 90
- 3:0 RW 0 90
- 2.13 Memory Thermal Control 92
- Throttling (CLTT) 93
- 2.14.2 MC_DIMM_CLK_RATIO 98
Verwandte Produkte und Handbücher für Prozessoren Intel i7-2960XM
Prozessoren Intel Pentium D 840 Datenblatt
(106 Seiten)
(106 Seiten)
Prozessoren Intel SL22T Spezifikationen
(35 Seiten)
(35 Seiten)
Prozessoren Intel E3-1275 Datenblatt
(300 Seiten)
(300 Seiten)
Prozessoren Intel Core 2 Quad Q6700 Datenblatt
(98 Seiten)
(98 Seiten)
Prozessoren Intel T1700 Datenblatt
(98 Seiten)
(98 Seiten)
Prozessoren Intel 2 Duo T7500 Datenblatt
(87 Seiten)
(87 Seiten)
Prozessoren Intel L5618 Datenblatt
(64 Seiten)
(64 Seiten)
Prozessoren Intel B940 Datenblatt
(360 Seiten)
(360 Seiten)
Prozessoren Intel core 2 Duo T5850 Spezifikationen
(292 Seiten)
(292 Seiten)
Prozessoren Intel AT80569KJ073N Datenblatt
(102 Seiten)
(102 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.145 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern