
Summary Tables of Changes
Specification Update 25
BTS Message May Be Lost When the STPCLK# Signal Is
Active
MOV To/From Debug Registers Causes Debug Exception
EFLAGS Discrepancy on a Page Fault after a Multiprocessor
TLB Shootdown
LBR, BTS, BTM May Report a Wrong Address when an
Exception/Interrupt Occurs in 64-bit Mode
A Thermal Interrupt Is Not Generated when the Current
Temperature Is Invalid
CMPSB, LODSB, or SCASB in 64-bit Mode with Count
Greater or Equal to 2
48
May Terminate Early
Returning to Real Mode from SMM with EFLAGS.VM Set
May Result in Unpredictable System Behavior
VMLAUNCH/VMRESUME May Not Fail When VMCS Is
Programmed to Cause VM Exit to Return to a Different
Mode
IRET under Certain Conditions May Cause an Unexpected
Alignment Check Exception
Performance Monitoring Event FP_ASSIST May Not Be
Accurate
CPL-Qualified BTS May Report Incorrect Branch-From
Instruction Address
PEBS Does Not Always Differentiate Between CPL-Qualified
Events
PMI May Be Delayed to Next PEBS Event
PEBS Buffer Overflow Status Will Not Be Indicated Unless
IA32_DEBUGCTL[12] Is Set
The BS Flag in DR6 May Be Set for Non-Single-Step #DB
Exception
An Asynchronous MCE during a Far Transfer May Corrupt
ESP
In Single-Stepping on Branches Mode, the BS Bit in the
Pending-Debug-Exceptions Field of the Guest State Area
will be Incorrectly Set by VM Exit on a MOV to CR8
Instruction
B0-B3 Bits in DR6 May Not Be Properly Cleared after Code
Breakpoint
BTM/BTS Branch-From Instruction Address May Be
Incorrect for Software Interrupts
REP Store Instructions in a Specific Situation May Cause
the Processor to Hang
Kommentare zu diesen Handbüchern