
Summary Tables of Changes
38 Specification Update
PREFETCHh Instructions May Not Be Executed when Alignment
Check (AC) Is Enabled
Upper 32 Bits of the FPU Data (Operand) Pointer in the FXSAVE
Memory Image May Be Unexpectedly All 1‟s after FXSAVE
Concurrent Multi-processor Writes to Non-dirty Page May Result in
Unpredictable Behavior
Performance Monitor IDLE_DURING_DIV (18h) Count May Not Be
Accurate
Values for LBR/BTS/BTM Will Be Incorrect after an Exit from SMM
SYSCALL Immediately after Changing EFLAGS.TF May Not Behave
According to the New EFLAGS.TF
VM Bit Is Cleared on Second Fault Handled by Task Switch from
Virtual-8086 (VM86)
IA32_FMASK Is Reset during an INIT
An Enabled Debug Breakpoint or Single Step Trap May Be Taken
after MOV SS/POP SS Instruction if it is Followed by an
Instruction That Signals a Floating Point Exception
Last Branch Records (LBR) Updates May Be Incorrect after a Task
Switch
IO_SMI Indication in SMRAM State Save Area May Be Set
Incorrectly
INIT Does Not Clear Global Entries in the TLB
Using Memory Type Aliasing with Memory Types WB/WT May
Lead to Unpredictable Behavior
Update of Read/Write (R/W) or User/Supervisor (U/S) or Present
(P) Bits without TLB Shootdown May Cause Unexpected Processor
Behavior
BTS Message May Be Lost When the STPCLK# Signal Is Active
MOV To/From Debug Registers Causes Debug Exception
EFLAGS Discrepancy on a Page Fault after a Multiprocessor TLB
Shootdown
LBR, BTS, BTM May Report a Wrong Address when an
Exception/Interrupt Occurs in 64-bit Mode
A Thermal Interrupt Is Not Generated when the Current
Temperature Is Invalid
CMPSB, LODSB, or SCASB in 64-bit Mode with Count Greater or
Equal to 2
48
May Terminate Early
Returning to Real Mode from SMM with EFLAGS.VM Set May
Result in Unpredictable System Behavior
IRET under Certain Conditions May Cause an Unexpected
Alignment Check Exception
Kommentare zu diesen Handbüchern