
Summary Tables of Changes
40 Specification Update
Performance Monitoring Counter MACRO_INSTS.DECODED May
Not Count Some Decoded Instructions
The Stack May Be Incorrect as a Result of VIP/VIF Check on
SYSEXIT and SYSRET
Performance Monitoring Event SIMD_UOP_TYPE_EXEC.MUL is
Counted Incorrectly for PMULUDQ Instruction
Storage of PEBS Record Delayed Following Execution of MOV SS or
STI
Updating Code Page Directory Attributes without TLB Invalidation
May Result in Improper Handling of Code #PF
Performance Monitoring Event CPU_CLK_UNHALTED.REF May Not
Count Clock Cycles According to the Processors Operating
Frequency
Store Ordering May Be Incorrect between WC and WP Memory
Types
Performance Monitoring Event BR_INST_RETIRED May Count
CPUID Instructions as Branches
Performance Monitoring Event MISALIGN_MEM_REF May Over
Count
A REP STOS/MOVS to a MONITOR/MWAIT Address Range May
Prevent Triggering of the Monitoring Hardware
False Level One Data Cache Parity Machine-Check Exceptions
May Be Signaled
A Memory Access May Get a Wrong Memory Type Following a #GP
due to WRMSR to an MTRR Mask
PMI While LBR Freeze Enabled May Result in Old/Out-of-date LBR
Information
Performance Monitoring Event FP_MMX_TRANS_TO_MMX May Not
Count Some Transitions
Instruction Fetch May Cause a Livelock During Snoops of the L1
Data Cache
Use of Memory Aliasing with Inconsistent Memory Type may
Cause a System Hang or a Machine Check Exception
A WB Store Following a REP STOS/MOVS or FXSAVE May Lead to
Memory-Ordering Violations
Using Memory Type Aliasing with Cacheable and WC Memory
Types May Lead to Memory Ordering Violations
RSM Instruction Execution under Certain Conditions May Cause
Processor Hang or Unexpected Instruction Execution Results
NMIs May Not Be Blocked by a VM-Entry Failure
Kommentare zu diesen Handbüchern