Intel LE80537GF0414M Datenblatt Seite 27
- Seite / 97
- Inhaltsverzeichnis
- LESEZEICHEN
Bewertet. / 5. Basierend auf Kundenbewertungen
Summary Tables of Changes
Specification Update 27
Number
Stepping
Stepping
Stepping
Plans
ERRATA
B-2
L-2
A-1
AH98
X
X
X
No Fix
Updating Code Page Directory Attributes without TLB
Invalidation May Result in Improper Handling of Code #PF
AH99
X
X
Plan Fix
Performance Monitoring Event CPU_CLK_UNHALTED.REF
May Not Count Clock Cycles According to the Processors
Operating Frequency
AH100
X
X
X
Plan Fix
Store Ordering May be Incorrect between WC and WP
Memory Types
AH101
X
X
Plan Fix
(E)CX May Get Incorrectly Updated When Performing Fast
String REP STOS With Large Data Structures
AH102
X
X
X
Plan Fix
Performance Monitoring Event BR_INST_RETIRED May
Count CPUID Instructions as Branches
AH103
X
X
X
No Fix
Performance Monitoring Event MISALIGN_MEM_REF May
Over Count
AH104
X
X
X
No Fix
A REP STOS/MOVS to a MONITOR/MWAIT Address Range
May Prevent Triggering of the Monitoring Hardware
AH105
X
X
X
Plan Fix
False Level One Data Cache Parity Machine-Check
Exceptions May be Signaled
AH106
X
X
X
No Fix
A Memory Access May Get a Wrong Memory Type Following
a #GP due to WRMSR to an MTRR Mask
AH107
X
X
X
No Fix
PMI While LBR Freeze Enabled May Result in Old/Out-of-
date LBR Information
AH108
X
X
Plan Fix
Overlap of an Intel
®
VT APIC Access Page in a Guest with
the DS Save Area May Lead to Unpredictable Behavior
AH109
X
X
No Fix
VTPR Write Access During Event Delivery May Cause an
APIC-Access VM Exit
AH110
No Fix
BIST Failure After Reset
AH111
X
X
X
No Fix
Performance Monitoring Event FP_MMX_TRANS_TO_MMX
May Not Count Some Transitions
AH112
X
X
X
No Fix
Instruction Fetch May Cause a Livelock During Snoops of
the L1 Data Cache
AH113
X
X
X
No Fix
Use of Memory Aliasing with Inconsistent Memory Type
may Cause a System Hang or a Machine Check Exception
AH114
X
X
X
No Fix
A WB Store Following a REP STOS/MOVS or FXSAVE May
Lead to Memory-Ordering Violations
AH115
X
X
X
No Fix
VM Exit with Exit Reason “TPR Below Threshold” Can Cause
the Blocking by MOV/POP SS and Blocking by STI Bits to
Be Cleared in the Guest Interruptibility-State Field
AH116
X
X
X
No Fix
Using Memory Type Aliasing with Cacheable and WC
Memory Types May Lead to Memory Ordering Violations
AH117
X
X
X
No Fix
RSM Instruction Execution under Certain Conditions May
Cause Processor Hang or Unexpected Instruction Execution
Results
- Including Intel 1
- Specification Update 2
- Contents 3
- Revision History 4
- 6 Specification Update 6
- Preface 7
- Nomenclature 8
- Specification Update 9 9
- Identification Information 10
- Table 3. Intel 13
- 945 Express Chipset Family 13
- Component Markings 13
- 14 Specification Update 14
- Table 2. Intel 14
- 965 Express Chipset Family 14
- 16 Specification Update 16
- Table 1. Intel 17
- Celeron 17
- 18 Specification Update 18
- Summary Tables of Changes 19
- Specification Update 21 21
- Errata for Intel 22
- 24 Specification Update 24
- 26 Specification Update 26
- 28 Specification Update 28
- Based on Mobile Intel 29
- 30 Specification Update 30
- 32 Specification Update 32
- 34 Specification Update 34
- 38 Specification Update 38
- May Terminate Early 38
- 40 Specification Update 40
- Specification Update 43 43
- Specification Update 45 45
- Not Be Accurate 46
- Specification 47
- Address Translations 47
- Specification Update 49 49
- Specification Update 51 51
- Invocation 52
- Specification Update 53 53
- Be Incorrect 54
- Specification Update 55 55
- Specification Update 57 57
- Accurate 59
- Specification Update 61 61
- Specification Update 63 63
- Shootdown 65
- Specification Update 67 67
- Address 68
- IA32_DEBUGCTL[12] Is Set 69
- Software Interrupts 71
- Specification Update 73 73
- Specification Update 75 75
- Specification Update 77 77
- Specification Update 79 79
- Instructions as Branches 81
- Signaled 82
- Information 83
- AH108. Overlap of an Intel 84
- VM Exit 84
- Count Some Transitions 85
- Memory-Ordering Violations 86
- Specification Update 87 87
- Shutdown 88
- Specification Update 89 89
- 90 Specification Update 90
- Erratum Affecting Only Intel 91
- Core™2 Duo Mobile 91
- Processors on Mobile Intel 91
- Be Able to Enter Intel 92
- Enhanced Deeper Sleep 92
- AH6P Activation of Intel 93
- Dynamic 93
- Specification Changes 94
- Specification Update 95 95
- Specification Clarifications 96
- Documentation Changes 97
Verwandte Produkte und Handbücher für Prozessoren Intel LE80537GF0414M
Prozessoren Intel HH80557RG041512 Datenblatt
(100 Seiten)
(100 Seiten)
Prozessoren Intel EU80574XL088N Datenblatt
(90 Seiten)
(90 Seiten)
Prozessoren Intel RH80532GC033512 Datenblatt
(97 Seiten)
(97 Seiten)
Prozessoren Intel BX80525KY500512 Datenblatt
(112 Seiten)
(112 Seiten)
Prozessoren Intel BX80623I32100 Datenblatt
(112 Seiten)
(112 Seiten)
Prozessoren Intel NE80567KF028009 Datenblatt
(108 Seiten)
(108 Seiten)
Prozessoren Intel BX80614X5650 Datenblatt
(8 Seiten)
(8 Seiten)
Prozessoren Intel CP80617004803AA Datenblatt
(181 Seiten)
(181 Seiten)
Prozessoren Intel LE80557RE009512 Datenblatt
(66 Seiten)
(66 Seiten)
Prozessoren Intel YK80542KC0013M Datenblatt
(108 Seiten)
(108 Seiten)
Prozessoren Intel AU80586GE025D Datenblatt
(57 Seiten)
(57 Seiten)
Prozessoren Intel BX80562QX9300 Datenblatt
(72 Seiten)
(72 Seiten)
Prozessoren Intel BX80605X3450 Datenblatt
(96 Seiten)
(96 Seiten)
Prozessoren Intel SLA9X Datenblatt
(118 Seiten)
(118 Seiten)
Prozessoren Intel BX80569QX6850 Datenblatt
(122 Seiten)
(122 Seiten)
Prozessoren Intel CW8064701487007 Datenblatt
(172 Seiten)
(172 Seiten)
Prozessoren Intel EU80570PJ0676MN Datenblatt
(128 Seiten)
(128 Seiten)
Prozessoren Intel BX80623I72600K Datenblatt
(110 Seiten)
(110 Seiten)
Prozessoren Intel AT80571PH0673M Datenblatt
(102 Seiten)
(102 Seiten)
Prozessoren Intel AT80571PG0722ML Datenblatt
(100 Seiten)
(100 Seiten)
© 2020, manymanuals.de. Alle Rechte vorbehalten. | 0.040 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Kommentare zu diesen Handbüchern